

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.uspto.gov

DATE MAILED: 09/11/2002

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/485,443	05/01/2000	WEI CHEN	Q57774	1926	
;	7590 09/11/2002				
SUGHRUE MION ZINN MACPEAK & SEAS 2100 PENNSYLVANIA AVENUE NW WASHINGTON, DC 20037-3202			EXAMINER		
			KING, JUSTIN		
			ART UNIT	PAPER NUMBER	
		•	2181		

Please find below and/or attached an Office communication concerning this application or proceeding.

m

	Application No.	A	oplicant(s)	X				
	09/485,443	CH	HEN ET AL.	μ				
Office Action Summary	Examiner	Aı	t Unit					
	Justin I. King		81					
The MAILING DATE of this communication app Period for Reply	ears on the covers	sheet with the corre	espondence addr	ess				
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). Status	36(a). In no event, however within the statutory mining will apply and will expire SI cause the application to b	er, may a reply be timely f num of thirty (30) days will X (6) MONTHS from the r become ABANDONED (3	iled be considered timely. nailing date of this commod	munication.				
1) Responsive to communication(s) filed on	<u> </u>							
2a) ☐ This action is FINAL . 2b) ☑ Thi	is action is non-fin	al.						
3) Since this application is in condition for allowa closed in accordance with the practice under a Disposition of Claims				merits is				
4)⊠ Claim(s) <u>1-5</u> is/are pending in the application.								
4a) Of the above claim(s) is/are withdrawn from consideration.								
5) Claim(s) is/are allowed.								
6)⊠ Claim(s) <u>1-5</u> is/are rejected.								
7) Claim(s) is/are objected to.								
8) Claim(s) are subject to restriction and/or	r election requirem	ent.						
Application Papers								
9)☐ The specification is objected to by the Examiner	r.							
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.								
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
11)☐ The proposed drawing correction filed on is: a)☐ approved b)☐ disapproved by the Examiner.								
If approved, corrected drawings are required in reply to this Office action.								
12)☐ The oath or declaration is objected to by the Examiner.								
Priority under 35 U.S.C. §§ 119 and 120								
13) Acknowledgment is made of a claim for foreign	priority under 35	U.S.C. § 119(a)-(d	l) or (f).					
a)□ All b)⊠ Some * c)□ None of:								
1.⊠ Certified copies of the priority documents								
<u> </u>	2. Certified copies of the priority documents have been received in Application No							
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 								
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).								
a) The translation of the foreign language pro-								
Attachment(s)								
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5) 🔲 1	nterview Summary (PT Notice of Informal Pate Other:						

Application/Control Number: 09/485,443 Page 2

Art Unit: 2181

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:
 - 1. Determining the scope and contents of the prior art.
 - 2. Ascertaining the differences between the prior art and the claims at issue.
 - 3. Resolving the level of ordinary skill in the pertinent art.
 - Considering objective evidence present in the application indicating obviousness or nonobviousness.
- 3. Claims 1-5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Klein (U.S. Patent No. 6,311,245).

Klein discloses a bus system accommodating both high speed and low speed devices.

Klein discloses that a computer architect is able to isolate certain high volume or time critical data exchanges between particular devices from lower volume or less critical data exchange (column 2, lines 4-6). The I/O speed has been an industrial bottleneck for the computer performance. In order to accommodate CPU, cache and RAM's high speed, it has been a common practice for computer architects to adapt a separate high-speed local bus; Klein discloses that it is well known to one in the computer art to manage the system's overall performance by categorizing each device's transmission speed. Klein further discloses that it is a

Art Unit: 2181

common practice to have two PCI buses to support low-speed devices and high-speed devices separately (figure 1). Although Klein does not disclose a serial bus, Klein discloses that it is known to optimize the overall system performance by arranging devices based on their transmission speed.

"Official Notices" are taken on the following:

- 1. Due to the serial bus' design and physical restriction, it is inherent that a child node's performance can be affected or undercut by the transmission speed of its parent node and nodes in the hopping path. The common industrial local bus design teaches that it is ideal to place the higher-speed devices closer to the CPU because the CPU is where the instructions are initiated and it reduces the transmission latency. Analogously, it would be obvious to one in the computer art to connect a higher-speed devices closer to the serial bus connector because the serial bus connector is where the serial bus' instructions are initiated, and this arrangement will also minimize the parent nodes' effect on the child nodes' performance due to various transmission speed. In addition, the number of ports of each device also has an inherent effect on overall system performance. The number of ports correlates to the maximum number of child nodes, such that more child nodes can be connected closer to the serial bus connector and it avoids the child nodes' extra hops if they were connected further down in the serial bus.
- 2. It is known to one in the computer art that any given node in a serial bus, except the beginning node and the ending node, must have at least 2 ports for connecting to its parent node and child node. Such that, It is obvious to one in the computer art that a serial bus with N number of nodes will need to have at least 2N ports minus one port from each of the beginning node and the ending node, which concludes the total number of 2N-2 ports, which equals to 2(N-1) ports.

Application/Control Number: 09/485,443

Art Unit: 2181

capacity.

Although both of the devices' speed and port number have inherent impact on system performance, the devices' speed provides a more concrete foundation for directly comparison on the each device's speed capacity. The port number provides the potential possible connections, but until the completion of the serial bus circuit, it is uncertain on how many ports will be connected; in addition, every child node's performance will be affected by this device's speed

Hence, it would be obvious to one having ordinary skill in the computer art at the time applicant made the invention to adapt the teachings of Klein and the common industrial practices into a serial bus connection because they teach one to minimize the potential impact from the variation of each device's transmission speed.

Page 4

Application/Control Number: 09/485,443

Art Unit: 2181

Conclusion

4. The prior art made of recorded and not relied upon is considered pertinent to applicant's

disclosure.

U.S. Patent No. 5,559,967 to Oprescu et al.: Oprescu teaches the effect of a low

transmission speed device in a serial bus, and teaches a method to overcome the potential impact

by modifying the message.

U.S. Patent No. 5,533,198 to Thorson, Gregory M.: Thorson teaches the relationship

between the hopping and latency, and teaches a multiple dimensional topology to reduce the

latency.

U.S. Patent No. 6,094,700 to Deschepper et al.: Deschepper teaches a method to

synchronize a serial bus' transmission.

5. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Justin King whose telephone number is (703) 305-4571. The

examiner can normally be reached on Monday through Friday from 9:00 A.M. to 5:00 P.M..

If attempts to reach the examiner by telephones are unsuccessfully, the examiner's

supervisor, Peter Wong can be reached at (703) 305-3477.

Any inquiry of a general nature or relating to the status of this application or proceeding

should be directed to the receptionist whose number is (703)-306-5631.

Justin King

September 6, 2002

PETER WONE

Page 5

SUPERVISORY PATENT EXAMINER

TECHNOLOGY CENTER 2100